@. Athavale, N. Vijaykrishnan, M. T. Kandemir, and M. J. Irwin, Influence of array allocation mechanisms on memory system energy, Proceedings 15th International Parallel and Distributed Processing Symposium. IPDPS 2001, p.3, 2001.
DOI : 10.1109/IPDPS.2001.924930

@. Avissar, R. Barua, and D. Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems, vol.1, issue.1, pp.6-26, 2002.
DOI : 10.1145/581888.581891

@. Banakar, S. Steinke, B. Lee, M. Balakrishnan, and P. Marwedel, Scratchpad memory, Proceedings of the tenth international symposium on Hardware/software codesign , CODES '02, pp.73-78
DOI : 10.1145/774789.774805

@. Dominguez, S. Udayakumaran, and R. Barua, Heap Data Allocation to Scratch-Pad Memory in Embedded Systems, Journal of Embedded Computing, vol.1, issue.4, 2005.

@. Francesco, P. Marchal, D. Atienza, L. Benini, and F. Catthoor, Jose Manuel Mendias: An integrated hardware/software approach for run-time scratchpad management, DAC, vol.2004, pp.238-243

@. Hom and U. Kremer, Inter-program optimizations for conserving disk energy, Proceedings of the 2005 international symposium on Low power electronics and design , ISLPED '05, pp.335-338
DOI : 10.1145/1077603.1077684
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.75.1789

@. Kandemir, N. Vijaykrishnan, M. J. Irwin, W. Ye, and I. Demirkiran, Register relabeling: A post-compilation technique for energy reduction, Workshop on Compilers and Operating Systems for Low Power, 2000.

@. Lee1997, ]. M. Lee, V. Tiwari, S. Malik, and M. , Fujita: Power analysis and minimization techniques for embedded DSP software, IEEE Trans. Very Large Scale Integration, vol.5, pp.123-135, 1997.

@. A. Ravindran, R. M. Senger, E. D. Marsman, G. S. Dasika, M. R. Guthaus et al., Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor, IEEE Transactions on Computers, vol.54, issue.8, pp.998-1012, 2005.
DOI : 10.1109/TC.2005.132

@. Tallam and R. Gupta, Bitwidth aware global register allocation, POPL, vol.2003, pp.85-96
DOI : 10.1145/604131.604139
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.5155

@. Références, R. Zhang, and . Gupta, Data Compression Transformations for Dynamically Allocated Data Structures, CC, vol.2002, pp.14-28

@. Zhuang and C. Lau, Santosh Pande: Storage assignment optimizations through variable coalescence for embedded processors, LCTES, vol.2003, pp.220-231

@. Utilisés, Consortium Trimaran (bmm, fir), Rutter (btoa, MiBench (crc32, djikstra)